Blackfin processors

Blackfin processors DEFAULT

Why Choose a Blackfin Processor?

Traditionally, embedded microcontroller engineers and digital signal processing engineers approached their crafts very differently and very separately. Today, with complex interactions occurring between external events and the application, control and signal processing are fundamentally intertwined.

As processing power keeps increasing, programmable processors have become a critical technology in many high-performance signal processing systems, often in the same application or signal chain as ADI's high-performance analog products.

The combined need for convergent capabilities and ever increasing processing power opens new opportunities for Analog Devices' processor families.

Blackfin® embodies a new breed of 16/32-bit embedded processor with the industry's highest performance and power efficiency for applications where a convergence of capabilities – multi-format audio, video, voice and image processing; multi-mode baseband and packet processing; and real-time security and control processing – are critical. It is this powerful combination of software flexibility and scalability that has gained Blackfin widespread adoption in convergent applications such as digital home entertainment; networked and streaming media; automotive telematics and infotainment; and digital radio and mobile TV.

Blackfin Highlights

  • Single instruction-set architecture with processing performance that meets or beats the competition's DSP product range - and provides better power, cost, and memory efficiency.
  • 16/32-bit architecture enables next generation embedded applications.
  • Control, signal, and multimedia processing in a single core.
  • Performance tunable for signal processing or power consumption through dynamic power management.
  • Portfolio of code- and pin-compatible products. Under $5 to 1,500 MIPS - leverages engineering development across a wide range of end products.
  • Twice the performance and half the power of competing DSPs*, enabling breakthrough specs and new applications.
  • Quickly adopted into thousands of designs, supported by multiple tool chains and operating systems.
  • Increases developer productivity.
  • Minimal optimization required due to powerful software development environment coupled with core performance.
  • Extensive third party ecosystem mitigates risk.
  • Supported by industry-leading development tools, RTOS, software providers, and system integration partners.

For More Information


Sours: https://www.analog.com/en/products/landing-pages/001/why-blackfin.html

Introduction to the Blackfin Processor

Abstract:

This chapter contains sections titled:

  • The Blackfin Processor: An Architecture for Embedded Media Processing

  • Software Tools for the Blackfin Processor

  • Introduction to the FIR Filter-Based Graphic Equalizer

  • Design of Graphic Equalizer Using Blackfin Simulator

  • Implementation of Graphic Equalizer Using BF533/BF537 EZ-KIT

  • Implementation of Graphic Equalizer Using LabVIEW Embedded Module for Blackfin Processors

  • More Exercise Problems

Print ISBN: 9780471738411
Online ISBN: 9780470112274
Electronic ISBN: 9780470112267
Persistent Link: https://ieeexplore.ieee.org/servlet/opac?punumber=5237473
More »
Publisher: Wiley-IEEE Press
Sours: /document/
  1. Ffbe drop rate
  2. Upshift houston
  3. What is hp docking station
  4. Dateline free episodes youtube
  5. Weedmaps sativa

Analog Devices Blackfin Processor Embedded Software Solutions

The MULTI Integrated Development Environment for the Blackfin Processor includes both the Analog Devices VisualDSP++® compilers* (for highest performance on DSP algorithms) and Green Hills Optimizing compilers (for extended debugging capabilities and for highest reliability on large codebases).

The Green Hills Blackfin Processor Optimizing C and C++ compilers and tools support the following Blackfin Processor-specific features:

  • Processor Options - One option for each supported Blackfin model.
  • Constant Data Section - Places all string literals, constants, and initialized variables declared const in C and C++ in a distinct section.
  • Hardware Loop Support - The Blackfin Processor compiler can generate nested hardware loops up to two levels deep.
  • Circular Buffer Support - The Blackfin Processor compiler can generate circular pointer increments from intrinsic functions or directly from C code.
  • ETSI Intrinsic Functions - The Blackfin Processor compiler supports a large number of ETSI intrinsic functions to allow the user fine control over fractional arithmetic. The intrinsic functions are recognized by the compiler, which generates very efficient Blackfin Processor code inline: often a single Blackfin Processor instruction carries out an ETSI intrinsic. The resulting instructions can be fully optimized by the compiler.
  • Blackfin Intrinsic Functions - The Blackfin Processor compiler also supports a large number of powerful intrinsic functions based on the Blackfin Processor instruction set to allow the user direct access to specific Blackfin Processor capabilities. These instructions can be fully optimized by the compiler.

Run -Time Libraries

The compiler distribution includes a comprehensive suite of run-time libraries for C and C++. Distributions include several different versions of the C++ libraries for Embedded C++ (EC++) with and without templates and exceptions. Full featured start-up code and libraries include automatic copy of data from ROM to RAM and system call emulation. Source code to the run-time libraries is available so that users can customize routines according to the special needs of their applications.

Of Interest for Blackfin Processors

MULTI provides a host-based (Windows PC or UNIX workstation) graphical environment for Blackfin Processor target development. Host-target connectivity is provided through a variety of means, depending on the target environment. MULTI supports Blackfin Processor evaluation boards that can be accessed through:

  • Bare Board Access (no RTOS or ROM Monitor) - MULTI supports on-chip debugging through JTAG. Multiprocessor-based boards are supported by the Green Hills Probe™, and Slingshot™ which let the MULTI debugger load, control, debug and test a target system without the need for prior board initialization, an RTOS, or even a ROM monitor.
  • Custom RTOS Support - MULTI can be integrated with a custom RTOS through the Green Hills INDRT API. INDRT provides all the debug information needed by MULTI, and is easily integrated into custom kernel code.
  • Multicore Debugging - A single instance of MULTI provides simultaneous debugging of multiple Blackfin Processor cores. MULTI can be adapted for multiprocessor debugging for Blackfin/MPU designs. Through MULTI’s intuitive graphical interface, users can:
    • Debug each core or processor in a separate color-coded window
    • View and select cores or processors from a list
    • Select one or more cores or processors and assign them to a group
    • Run, step, or halt a single core or processor or the entire group
  • Blackfin Compiler, Embedded Processors, Embedded C/C++ Compilers, Debugger, IDE, RTOS, Development Toolkits from Green Hills SoftwareInstruction Set Simulator - The simbf instruction set simulator interpretively executes Blackfin Processor programs on the host PC, Linux, or UNIX workstation without the requirement of target hardware by simulating the execution of the target processor at the instruction level. Simbf provides full debug features, host I/O, command window, extended profiling and hardware break-points. Simbf also simulates both the caches and the instruction pipeline.
  • Data Visualization - MULTI’s Data Visualization lets users select source code variables in the debugger and view their numerical data in a wide range of graphical formats without changing the application code. Servers exist for a built-in MULTI display package and for industry-leading packages such as MATLAB®. Displays are invoked through MULTI’s source level debugger and are updated by breakpoint events or updated in real-time through dynamic data capture and management.
Sours: https://www.ghs.com/products/blackfin_development.html
Blackfin Processor Core Architecture Part 3

Blackfin

This article is about the DSP microprocessor. For other uses, see Blackfin (disambiguation).

DesignerAnalog Devices
Bits32-bit
Introduced2000; 21 years ago (2000)
DesignRISC
TypeRegister-Register
EncodingVariable(16- or 32-bit general purpose, or 64-bit parallel issue of 1 × 32-bit instruction + 2 × 16-bit instructions)
BranchingCondition code
EndiannessLittle
General purpose8 × 32-bit data registers (addressable as 16 × 16-bit half-registers), 2 × 40-bit accumulators, 6 × 32-bit address registers, stack pointer, frame pointer

The Blackfin is a family of 16-/32-bit microprocessors developed, manufactured and marketed by Analog Devices. The processors have built-in, fixed-point digital signal processor (DSP) functionality supplied by 16-bit multiply–accumulates (MACs), accompanied on-chip by a microcontroller.[1] It was designed for a unified low-power processor architecture that can run operating systems while simultaneously handling complex numeric tasks such as real-timeH.264video encoding.[2][3]

Architecture details[edit]

Blackfin processors use a 32-bitRISCmicrocontroller programming model on a SIMD architecture, which was co-developed by Intel and Analog Devices, as MSA (Micro Signal Architecture).

The architecture was announced in December 2000, and first demonstrated at the Embedded Systems Conference in June, 2001.

It incorporates aspects of ADI's older SHARC architecture and Intel's XScale architecture into a single core, combining digital signal processing (DSP) and microcontroller functionality. There are many differences in the core architecture between Blackfin/MSA and XScale/ARM or SHARC, but the combination was designed to improve performance, programmability and power consumption over traditional DSP or RISC architecture designs.

The Blackfin architecture encompasses various CPU models, each targeting particular applications.[4] The BF-7xx series, introduced in 2014, comprise the Blackfin+ architecture, which expands on the Blackfin architecture with some new processor features and instructions.

Architecture features[edit]

Core features[edit]

What is regarded as the Blackfin "core" is contextually dependent. For some applications, the DSP features are central. Blackfin has two 16-bit hardware MACs, two 40-bit ALUs and accumulators, a 40-bit barrel shifter, and four 8-bit video ALUs; Blackfin+ processors add a 32-bit MAC and 72-bit accumulator. This allows the processor to execute up to three instructions per clock cycle, depending on the level of optimization performed by the compiler or programmer. Two nested zero-overhead loops and four circular buffer DAGs (data address generators) are designed to assist in writing efficient code requiring fewer instructions. Other applications use the RISC features, which include memory protection, different operating modes (user, kernel), single-cycle opcodes, data and instruction caches, and instructions for bit test, byte, word, or integer accesses and a variety of on-chip peripherals.

The ISA is designed for a high level of expressiveness, allowing the assembly programmer (or compiler) to optimize an algorithm for the hardware features present. The standard Blackfin assembly language is written using an algebraic syntax: instead of prefix commands used in many other assembly languages.

Other assembly languagesBlackfin assembly language

Memory and DMA[edit]

The Blackfin uses a byte-addressable, flat memory map. Internal L1 memory, internal L2 memory, external memory and all memory-mapped control registers reside in this 32-bit address space, so that from a programming point of view, the Blackfin has a Von Neumann architecture.

The L1 internal SRAM memory, which runs at the core-clock speed of the device, is based on a Harvard architecture. Instruction memory and data memory are independent and connect to the core via dedicated memory buses, designed for higher sustained data rates between the core and L1 memory.

Portions of instruction and data L1 SRAM can be optionally configured as cache independently.

Certain Blackfin processors also have between 64KB and 256KB of L2 memory. This memory runs slower than the core clock speed. Code and data can be mixed in L2.

Blackfin processors support a variety of external memories including SDRAM, DDR-SDRAM, NOR flash, NAND flash and SRAM. Some Blackfin processors also include mass-storage interfaces such as ATAPI and SD/SDIO. They can support hundreds of megabytes of memory in the external memory space.

Coupled with the core and memory system is a DMA engine that can operate between any of its peripherals and main (or external) memory. The processors typically have a dedicated DMA channel for each peripheral, which is designed for higher throughput for applications that can use it, such as real-time standard-definition (D1) video encoding and decoding.

Microcontroller features[edit]

The architecture of Blackfin contains the usual CPU, memory, and I/O that is found on microprocessors or microcontrollers. These features enable operating systems.

All Blackfin processors contain a Memory Protection Unit (MPU). The MPU provides protection and caching strategies across the entire memory space. The MPU allows Blackfin to support operating systems, RTOSs and kernels like ThreadX, μC/OS-II, or NOMMU Linux. Although the MPU is referred to as a Memory Management Unit (MMU) in the Blackfin documentation, the Blackfin MPU does not provide address translation like a traditional MMU, so it does not support virtual memory or separate memory addresses per process. This is why Blackfin currently can not support operating systems requiring virtual memory such as WinCE or QNX.

Blackfin supports three run-time modes: supervisor, user and emulation. In supervisor mode, all processor resources are accessible from the running process. However, when in user mode, system resources and regions of memory can be protected (with the help of the MPU). In a modern operating system or RTOS, the kernel typically runs in supervisor mode and threads/processes will run in user mode. If a thread crashes or attempts to access a protected resource (memory, peripheral, etc.) an exception will be thrown and the kernel will then be able to shut down the offending thread/process. The official guidance from ADI on how to use the Blackfin in non-OS environments is to reserve the lowest-priority interrupt for general-purpose code so that all software is run in supervisor space.

Blackfin uses a variable-length RISC-like instruction set consisting of 16-, 32- and 64-bit instructions. Commonly used control instructions are encoded as 16-bit opcodes while complex DSP and mathematically intensive functions are encoded as 32- and 64-bit opcodes. This variable length opcode encoding is designed for code density equivalence to modern microprocessor architectures.

Media-processing features[edit]

The Blackfin instruction set contains media-processing extensions to help accelerate pixel-processing operations commonly used in video compression and image compression and decompression algorithms.

Peripherals[edit]

Blackfin processors contain an array of connectivity peripherals, depending on the specific processor:

  • ATAPI
  • CAN: A wide-area, low-speed serial bus used in some automotive and industrial electronics
  • DMA with support for memory-to-memory DMA and peripheral DMA
  • EMAC (EthernetMedia Access Controller) with MII and RMII
  • External memory: the EBIU (External Bus Interface Unit) can include a controller for SDRAM, Mobile SDRAM, DDR1, DDR2, or LPDDR, and an asynchronous memory controller for SRAM, ROM, flash EPROM, and memory-mapped I/O devices
  • GPIO including level-triggered and edge-triggered interrupts
  • I²C, also known as TWI (Two-Wire Interface): a lower speed, shared serial bus
  • MXVR: a MOST Network Interface Controller
  • NAND flash
  • PPI: A parallel input/output port that can be used to connect to LCDs, video encoders (video DACs), video decoders (video ADCs), CMOS sensors, CCDs and generic, parallel, high-speed devices. The PPI can run up to 75 MHz and can be configured from 8 to 16-bits wide.
  • PWM and timers/counters
  • Real time clock
  • SD/SDIO
  • SPI: a fast serial bus used in some high-speed embedded electronics applications
  • SPORT: A synchronous, high speed serial port that can support TDM, I²S and a number of other configurable framing modes for connection to ADCs, DACs, other processors, FPGAs, etc.
  • UART: allows for bi-directional communication with RS232 devices (PCs, modems, PC peripherals, etc.), MIDI devices, IRDA devices
  • USB 2.0 OTG (On-The-Go)
  • Watchdog timer

All of the peripheral control registers are memory-mapped in the normal address space.

Development tools[edit]

Blackfin BF537 EZ-Kit-Lite evaluation platform

ADI provides its own software development toolchains. The original VisualDSP++ IDE is still supported (its last release was 5.1.2 in October 2014; 7 years ago (2014-10)), but is approaching end of life and has not had support added for the new BF6xx and BF7xx processors. The newer toolchain is CrossCore Embedded Studio, which uses supports all Blackfin and Blackfin+ processors using upgraded versions of the same compiler and tools internally, but with a UI based on Eclipse CDT. No free version of either tool is available; a single-user license for VisualDSP++ costs $3500 USD, and CrossCore Embedded Studio $995 USD.

Other options include Green Hills Software's MULTI IDE and the GNU GCC Toolchain for the Blackfin processor family. However, like VisualDSP++, these have not been updated to support the newer BF6xx and BF7xx processors. Moreover, neither support all BF5xx processors. Green Hills MULTI lacks support for BF50x, BF51x, some BF52x, BF547, and BF59x. GCC lacks support for BF50x, BF566, and BF59x, and has incomplete support for BF561.

Blackfin is also supported by National Instruments' LabVIEW Embedded Module, which requires VisualDSP++.

Supported operating systems, RTOSs and kernels[edit]

Several commercial and open-source operating systems support running on Blackfin.

Blackfin was previously supported by μClinux and later by Linux with the NOMMU feature, but as it was not ever widely used and no longer had a maintainer,[8][9] support was removed from Linux on April 1, 2018; 4.16 was the last release to include Blackfin support.[10][11][12]

See also[edit]

References[edit]

External links[edit]

Sours: https://en.wikipedia.org/wiki/Blackfin

Processors blackfin

.

Blackfin Processor Core Architecture Part 2

.

You will also be interested:

.



1205 1206 1207 1208 1209